



## Search Results

BROWSE

SEARCH

IEEE XPLORE  
GUIDE

Results for "((methodology and hardware/software and co-verification )  
<in>metadata)"

5

Your search matched **14** of **1310010** documents.

A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

## » Search Options

View Session History

New Search

### Modify Search

((methodology and hardware/software and co-verification )<in>metadata)

☐ Check to search only within this results set

Display  
Format:

☒ Citation ☐ Citation & Abstract

## » Key



Indicates full  
text access

IEEE  
JNL

IEEE Journal or  
Magazine

IEE  
JNL

IEE Journal or  
Magazine

IEEE  
CNF

IEEE  
Conference  
Proceeding

IEE  
CNF

IEE  
Conference  
Proceeding

IEEE  
STD

IEEE Standard

[view selected items](#)

[Select All](#) [Deselect All](#)

- ☐ **1. A detailed cost model for concurrent use with hardware co-design**  
Ragan, D.; Sandborn, P.; Stoaks, P.;  
Design Automation Conference, 2002. Proceedings. 3  
10-14 June 2002 Page(s):269 - 274  
Digital Object Identifier 10.1109/DAC.2002.1012634  
[Abstract](#) | Full Text: [PDF](#)(895 KB) **IEEE CNF**  
[Rights and Permissions](#)
- ☐ **2. Hardware/software codesign for signal processing survey and new results**  
Debardelaben, J.A.; Madisetti, V.K.;  
Signals, Systems and Computers, 1995. 1995 Confer  
the Twenty-Ninth Asilomar Conference on  
Volume 2, 30 Oct.-2 Nov. 1995 Page(s):1316 - 1320  
Digital Object Identifier 10.1109/ACSSC.1995.540912  
[Abstract](#) | Full Text: [PDF](#)(520 KB) **IEEE CNF**  
[Rights and Permissions](#)
- ☒ **3. Methodology for hardware/software co-verification**  
Semeria, L.; Ghosh, A.;  
Design Automation Conference, 2000. Proceedings o  
2000. Asia and South Pacific  
25-28 Jan. 2000 Page(s):405 - 408  
Digital Object Identifier 10.1109/ASPDAC.2000.83513  
[Abstract](#) | Full Text: [PDF](#)(472 KB) **IEEE CNF**  
[Rights and Permissions](#)
- ☐ **4. Integrating assertion-based verification into system synthesis methodology**  
Hessabi, S.; Gharehbaghi, A.M.; Yaran, B.H.; Goudar  
Microelectronics, 2004. ICM 2004 Proceedings. The 1  
Conference on  
6-8 Dec. 2004 Page(s):232 - 235

Digital Object Identifier 10.1109/ICM.2004.1434254

[Abstract](#) | [Full Text: PDF\(237 KB\)](#) [IEEE CNF](#)  
[Rights and Permissions](#)

☐ **5. Verification of transaction-level SystemC models and testbenches**

Jindal, R.; Jain, K.;  
Formal Methods and Models for Co-Design, 2003. ME  
Proceedings. First ACM and IEEE International Confe  
24-26 June 2003 Page(s):199 - 203

[Abstract](#) | [Full Text: PDF\(213 KB\)](#) [IEEE CNF](#)  
[Rights and Permissions](#)

☐ **6. Effective co-verification of IEEE 802.11a MAC/PHY emulation and simulation technology**

Il-Gu Lee; Seung-Beom Lee; Sin-Chong Park;  
Simulation Symposium, 2005. Proceedings. 38th Ann  
4-6 April 2005 Page(s):138 - 146  
 Digital Object Identifier 10.1109/ANSS.2005.19

[Abstract](#) | [Full Text: PDF\(360 KB\)](#) [IEEE CNF](#)  
[Rights and Permissions](#)

☐ **7. Re-useable hardware/software co-verification of IP**

Bruce, A.; Goodenough, J.;  
ASIC/SOC Conference, 2001. Proceedings. 14th Ann  
International  
12-15 Sept. 2001 Page(s):413 - 417

Digital Object Identifier 10.1109/ASIC.2001.954737

[Abstract](#) | [Full Text: PDF\(432 KB\)](#) [IEEE CNF](#)  
[Rights and Permissions](#)

☐ **8. Hardware/software co-design in the rapid prototyping application-specific signal processors methodology**

Schaming, W.B.;  
VHDL International Users' Forum, 1997. Proceedings  
19-22 Oct. 1997 Page(s):241 - 250

Digital Object Identifier 10.1109/VIUF.1997.623956

[Abstract](#) | [Full Text: PDF\(1164 KB\)](#) [IEEE CNF](#)  
[Rights and Permissions](#)

☐ **9. Virtual in-circuit emulation for timing accurate systems**

Benini, L.; Bruni, D.; Drago, N.; Fummi, F.; Poncino, M.  
ASIC/SOC Conference, 2002. 15th Annual IEEE Inter  
25-28 Sept. 2002 Page(s):49 - 53

[Abstract](#) | [Full Text: PDF\(434 KB\)](#) [IEEE CNF](#)  
[Rights and Permissions](#)

☐ **10. Codesign of embedded systems based on Java and reconfigurable hardware components**

Fleischmann, J.; Buchenrieder, K.; Kress, R.;  
Design, Automation and Test in Europe Conference &  
1999. Proceedings  
9-12 March 1999 Page(s):768 - 769

Digital Object Identifier 10.1109/DATE.1999.761222

[Abstract](#) | [Full Text: PDF\(28 KB\)](#) [IEEE CNF](#)  
[Rights and Permissions](#)

☐ **11. Transaction level model-based design methodology for architectural exploration and verification**

Cheng, W.; Wu, P.; Mastroleon, L.; Hakansson, M.;  
Circuits and Systems, 2003. MWSCAS '03. Proceedings  
IEEE International Midwest Symposium on  
 Volume 3, 27-30 Dec. 2003 Page(s):1371 - 1374 Vol  
[Abstract](#) | [Full Text: PDF\(2208 KB\)](#) [IEEE CNF](#)  
[Rights and Permissions](#)

- ☐ **12. A multi-level design flow for incorporating IP core  
1D wavelet IP integration**  
 Baganne, A.; Bennour, I.; Elmarzougui, M.; Gaiech, F  
Design, Automation and Test in Europe Conference &  
2003  
 2003 Page(s):250 - 255 suppl.  
 Digital Object Identifier 10.1109/DATE.2003.1253837  
[Abstract](#) | [Full Text: PDF\(457 KB\)](#) [IEEE CNF](#)  
[Rights and Permissions](#)
  
- ☐ **13. A debug sub-system for embedded-system co-ve**  
 Liu Jianhua; Zhu Ming; Bian Jinian; Xue Hongxi;  
ASIC, 2001. Proceedings. 4th International Conferen  
23-25 Oct. 2001 Page(s):777 - 780  
 Digital Object Identifier 10.1109/ICASIC.2001.982678  
[Abstract](#) | [Full Text: PDF\(450 KB\)](#) [IEEE CNF](#)  
[Rights and Permissions](#)
  
- ☐ **14. Automating formal modular verification of asynch  
time embedded systems**  
 Pao-Ann Hsiung; Shu-Yu Cheng;  
VLSI Design, 2003. Proceedings. 16th International C  
4-8 Jan. 2003 Page(s):249 - 254  
 Digital Object Identifier 10.1109/ICVD.2003.1183145  
[Abstract](#) | [Full Text: PDF\(291 KB\)](#) [IEEE CNF](#)  
[Rights and Permissions](#)

[Help](#) [Cont](#)  
[Se](#)

© Copyright

Indexed by  
